Research Catalog

ARM system-on-chip architecture

Title
ARM system-on-chip architecture / Steve Furber.
Author
Furber, Stephen B. (Stephen Bo), 1953-
Publication
New York : Addison-Wesley, 2000.

Items in the Library & Off-site

Filter by

1 Item

StatusFormatAccessCall NumberItem Location
TextRequest in advance QA76.5 .F8643 2000Off-site

Details

Description
xii, 419 pages : illustrations; 23 cm
Subjects
Bibliography (note)
  • Includes bibliographical references and index.
Contents
  • 1. An Introduction to Processor Design. Processor architecture and organization. Abstraction in hardware design. MU0 - a simple processor. Instruction set design. Processor design trade-offs. The Reduced Instruction Set Computer. Design for low power consumption -- 2. The ARM Architecture. The Acorn RISC Machine. Architectural inheritance. The ARM programmer's model. ARM development tools -- 3. ARM Assembly Language Programming. Data processing instructions. Data transfer instructions. Control flow instructions. Writing simple assembly language programs -- 4. ARM Organization and Implementation. 3-stage pipeline ARM organization. 5-stage pipeline ARM organization. ARM instruction execution. ARM implementation. The ARM coprocessor interface -- 5. The ARM Instruction Set. Exceptions. Conditional execution. Branch and Branch with Link (B, BL). Branch, Branch with Link and eXchange (BX, BLX). Software Interrupt (SWI). Data processing instructions. Multiply instructions.
  • Count leading zeros (CLZ - architecture v5T only). Single word and usigned byte data transfer instructions. Half-word and signed byte data transfer instructions. Multiple register transfer instructions. Swap memory and register instructions (SWP). Status register to status register transfer instructions. General register to status register transfer instructions. Coprocessor instructions. Coprocessor data operations. Coprocessor data transfers. Coprocessor register transfers. Breakpoint instruction (BRK -architecture v5T only). Unused instruction space. Memory faults. ARM architecture variants -- 6. Architectural Support for High-Level Languages. Abstraction in software design. Data types. Floating-point data types. The ARM floating-point architecture. Expressions. Conditional statements. Loops. Functions and procedures. Use of memory. Run-time environment -- 7. The Thumb Instruction Set. The Thumb bit in the CPSR. The Thumb programmer's model. Thumb branch instructions.
  • Thumb software interrupt instruction. Thumb data processing instructions. Thumb single register data transfer instructions. Thumb multiple register data transfer instructions. Thumb breakpoint instruction. Thumb implementation. Thumb applications -- 8. Architectural Support for System Development. The ARM memory interface. The Advanced Microcontroller Bus Architecture (AMBA). The ARM reference peripheral specification. Hardware system prototyping tools. The ARMulator. The JTAG boundary scan test architecture. The ARM debug architecture. Embedded Trace. Signal processing support -- 9. ARM Processor Cores. Arm7tdmi. Arm8. Arm9tdmi. Arm10tdmi. Discussion -- 10. Memory Hierarchy. Memory size and speed. On-chip memory. Caches. Cache design - an example. Memory management -- 11. Architectural Support for Operating Systems. The ARM system control coprocessor. CP15 protection unit registers. ARM protection unit. CP15 MMU registers. ARM MMU architecture. Synchronization.
  • Context switching. Input/Output -- 12. ARM CPU Cores. The ARM710T, ARM720T and ARM740T. The ARM810. The StrongARM SA-110. The ARM920T and ARM940T. The ARM946E-S and ARM966E-S. The ARM1020E -- 13. Embedded ARM Applications. The VLSI Ruby Advanced Communication Processor. The VLSI ISDN Subscriber Processor. The OneC VWS22100 GSM chip. The Ericsson - VLSI Bluetooth Baseband Controller. The ARM7500 and ARM7500FE. The ARM7100. The SA-1100 -- 14. The AMULET Asynchronous ARM Processors. Self-timed design. Amulet1. Amulet2. AMULET2e. Amulet3. The DRACO telecommunications controller. A self-timed future?
ISBN
0201675196 (pbk.)
LCCN
00044147
OCLC
  • 505700339
  • ocn505700339
  • SCSB-3914250
Owning Institutions
Columbia University Libraries